PATENT

ATTY. DOCKET NO. WEST14-00033

WHAT IS CLAIMED IS:

7

8

11

12

1

2

3

4

Por use in association with a backplane of an item of electronic equipment wherein said backplane comprises a common control bus that can access a first number of device locations, an apparatus capable of allowing said common control bus to access more than said first number of device locations, said apparatus comprising:

a complex programmable logic device on a circuit board card within said backplane, wherein said complex programmable logic device is coupled to said common control bus, and wherein said complex programmable logic device is capable of coupling each one of a plurality of device locations on said circuit board card to said common control bus.

2. The system as set forth in Claim 1 wherein said complex programmable logic device controls the access of a device to said common control bus when a device location of said device is coupled to said common control bus.

1

2

3

5

1

2

3

- 3. The system as set forth in Claim 1 wherein said complex programmable logic device couples device locations on said circuit board card to said common control bus to allow said common control bus to access a second number of device locations on said circuit board card through said complex programmable logic device.
- 1 4. The system as set forth in Claim 3 wherein said second
 2 number of device locations on said circuit board card that said
 3 common control bus can access through said complex programmable
 4 logic device is greater than said first number of device locations
 5 that said common control bus can otherwise access.
 - 5. The apparatus as set forth in Claim 1 further comprising:

 a card processor on said circuit board card within said

 backplane, said card processor coupled to said common control bus.
 - 6. The apparatus as set forth in Claim 5 wherein said card processor is coupled to said common control bus through a serial clock line connection and through a serial data line connection.

1

2

3

4

5

6

7

8 🗐

9 [1]

إأنا

2

1

2

3

4

PATENT

- 7. The apparatus as set forth in Claim 5 further comprising:
 an electrically erasable programmable read only memory on
 said circuit board card, said electrically erasable programmable
 read only memory coupled to said common control bus;
- wherein said complex programmable logic device controls the access of said electrically erasable programmable read only memory to said common control bus when said electrically erasable programmable read only memory is coupled to said common control bus.
- 8. The apparatus as set forth in Claim 7 wherein said electrically erasable programmable read only memory is coupled to said common control bus through a serial clock line connection and through a serial data line connection.
- 9. The apparatus as set forth in Claim 7 wherein said complex programmable logic device is coupled to said common control bus through a serial clock line connection and through a serial data line connection.

8 📳

9 []

PATENT

10. The apparatus as set forth in Claim 1 wherein said common control bus comprises a first two wire bus and a second two wire bus, and wherein said apparatus comprises:

a card processor on said circuit board card within said backplane, said card processor coupled to said first two wire bus and to said second two wire bus of said common control bus through metal oxide semiconductor field effect transistor switches;

an electrically erasable programmable read only memory on said circuit board card, said electrically erasable programmable read only memory coupled to said first two wire bus and to said second two wire bus of said common control bus through metal oxide semiconductor field effect transistor switches; and

wherein said complex programmable logic device is coupled to said first two wire bus and to said second two wire bus of said common control bus through metal oxide semiconductor field effect transistor switches.

PATENT

11. The apparatus as set forth in Claim 10 wherein said complex programmable logic device controls the access of said electrically erasable programmable read only memory to said first two wire bus and to said second two wire bus of said common control bus.

erme gering gering gering gering gering der stelle stelle

1

2

3

4

5

PATENT

ATTY. DOCKET NO. WEST14-00033

1

2

3

4

5

6

7

8 🖺

9 🗐

10 H

11

12

1

2

3

4

5

1

2

3

4

Hart Hart Hart

12. For use in association with a backplane of an item of electronic equipment wherein said backplane comprises a common control bus that can access a first number of device locations, a method for allowing said common control bus to access more than said first number of device locations, said method comprising the steps of:

coupling each one of a plurality of device locations on said circuit board card to said common control bus through a complex programmable logic device on said circuit board card; and controlling the access of a device on said circuit board card to said common control bus when a device location of said device is coupled to said common control bus.

13. The method as claimed in Claim 12 further comprising the step of:

coupling a second number of device locations on said circuit board card to said common control bus through a complex programmable logic device on said circuit board card.

14. The method as set forth in Claim 13 wherein said second number of device locations is greater than said first number of device locations that said common control bus can access not using said complex programmable logic device.

The method as claimed in Claim 12 further comprising the 1 steps of: 2 coupling a card processor on said circuit board card 3 within said backplane to said common control bus; 4 providing clock signals to said card processor from a 5 serial clock line coupled to said common data bus; 6 reading data from said card processor on a serial data 7 line coupled to said common data bus; and 8 writing data to said card processor from said serial data 10 line. Name of the Hotel Hard

PATENT

ATTY. DOCKET NO. WEST14-00033

3

4

5

6

7

8 😭

9 📢

10

11

12 3

13

2

3

4

5

 PATENT

1 16. The method as set forth in Claim 12 further comprising 2 the steps of:

coupling a electrically erasable programmable read only memory on said circuit board card within said backplane to said common control bus;

providing clock signals to said electrically erasable programmable read only memory from a serial clock line coupled to said common data bus;

reading data from said electrically erasable programmable read only memory on a serial data line coupled to said common data bus; and

writing data to said electrically erasable programmable read only memory from said serial data line.

17. The method as set forth in Claim 16 further comprising the step of:

controlling the access of said electrically erasable programmable read only memory to said common control bus with said complex programmable logic device.

PATENT

ATTY. DOCKET NO. WEST14-00033

For use in association with a backplane of an item of electronic equipment wherein safid backplane comprises a common control bus that can access a first number of device locations, a method for allowing said common control bus to access more than said first number of device pocations, said method comprising the steps of:

coupling a first/device on a circuit board card within 8 C said backplane to said common control bus;

coupling a complex programmable logic device on said circuit board card to said common control bus and to said first device;

receiving data in said complex programmable logic device through a serial data line coupled to said common data bus; and interpreting instructions in said data to allow said complex programmable logic device to control data access to said

first device. 16

1

2

3

4

5

6

7

9

10

11

12

13

14

15

O

3

4

5

6

7

8

9

1 fy

2 []

PATENT

1 19. The method as set forth in Claim 18 further comprising 2 the steps of:

interpreting in said complex programmable logic device a first portion of a first byte of said data to identify a card address for said first device;

interpreting in said complex programmable logic device a second portion of said first byte of said data to identify a device code of said first device; and

interpreting in said complex programmable logic device a third portion of said first byte of said data to identify an instruction to read data or write data to said first device.

20. The method as set forth in Claim 19 wherein said first device is one of: an electrically erasable programmable read only memory, a card processor, a card status register, and a card control register.

- 74 -